This position is for the Post Silicon Engineering group that develops test solutions for highly integrated SoCs (Systems on Chip). Main responsibilities include defining and executing test methodologies and characterization of high-speed SERDES interfaces such as PCIe, USB3, UFS, DP, MIPI (DSI, CSI), PLLs, and advanced LP-DDR & PC-DDR subsystem components, including DRAM, DRAM controllers, mixed-signal PHY IPs, IOs, clocking architecture, delay circuits, and power distribution networks.

The role involves developing and executing characterization plans for high-speed interfaces to optimize design parameters and validate electrical compliance. Responsibilities also include first-silicon bring-up and debug, qualification of designs fabricated at external foundries, and technical data analysis of parametric performance across different operating conditions and configurations.

The engineer will assist in hardware design and troubleshooting of Power Integrity (PI) and Signal Integrity (SI) issues related to package and board design. Close collaboration with IC Design, Systems Engineering, Customer Engineering, and Hardware Applications teams is required to support chip bring-up, debugging, customer issue resolution, and RMA investigations in time-critical environments.

The ideal candidate is passionate about delivering high-quality results, continuously learning about new technologies and products, staying informed on industry trends and competitor solutions, and supporting specialized engineering analyses such as feasibility studies, signal integrity investigations, and teardown analyses.

Preferred Qualifications

• Fluent English communication skills (>95% verbal and written).
• Master's degree in Electrical Engineering, Computer Engineering, or a related field.
• Fresh graduates are encouraged to apply.
• Strong understanding of VLSI technologies, CMOS analog and digital integrated circuits, mixed-signal design, and semiconductor physics.
• Knowledge of high-speed testing and characterization techniques, including eye diagrams, differential signaling, jitter analysis, and signal integrity.
• Familiarity with SERDES characterization, validation, and transmitter/receiver design blocks.
• Understanding of DDR2/3/4/5 and LPDDR2/3/4/5 protocols, timing diagrams, and device specifications.
• Hands-on experience with laboratory equipment such as oscilloscopes, TDRs, VNAs, and J-BERT systems.
• Experience with Python or C# for test automation.
• Familiarity with board design concepts, including schematic reviews and layout best practices.
• Strong ASIC device-level characterization skills; system-level knowledge is an advantage.
• Excellent documentation, communication, problem-solving, and debugging abilities.
• Ability to work independently and proactively overcome technical challenges.
• Strong interpersonal and teamwork skills with the ability to thrive in a fast-paced, multidisciplinary environment.

Minimum Qualifications

• Fluent English communication skills (>95% verbal and written).
• Bachelor's degree in Engineering, Computer Science, or a related field.
• Minimum 1 year of relevant work experience.
• Ability to work independently and take initiative in solving technical challenges.
• Strong written and verbal communication skills with excellent organizational and documentation abilities while collaborating with local and remote teams.